By considering the impact of parasitic resistance of inductors and capacitors employed in buck-boost and switched-capacitor types of cell balancing systems, a double-tiered cell equalizer is developed in this work. The first tier of this system is derived from buck-boost cell equalizer and the second tier is implemented by a switched-capacitor equalizer which has fast equalizing speed. The two tiers share a common switch array controlled by one pair of complementary square wave signals. The number of switches is therefore reduced significantly and there is no voltage nor current signals needing to be sensed for complex close-loop control. Circuit configuration, modeling and design considerations are illustrated in detail. Both simulation and experimental results are provided to demonstrate the feasibility of the proposed cell balancing system.
I. INTRODUCTION
Energy storage devices are widely used in many industrial applications such as electric vehicles, uninterruptible power supplies and distribution power systems etc. As the voltage and capacity of individual cells are limited, one energy storage device usually includes numerous battery cells connected in series to provide high voltage and high power. All series connected cells are charged and discharge together. United operation will cause a small imbalance in respect of cellvoltage among these cells due to inconformity individual cell properties. To improve effective capacity of a battery string and to prolong its lifetime, it is necessary to keep all cells' voltages within a safety region and to minimize their voltage difference. Hence, cell-voltage equalization is an unavoidable issue for battery management systems (BMS) [1] , [2] .
As well known, the simplest cell balancing method is dissipative equalization which is implemented by using resistors to deplete excess energy from higher voltage cells [3] , [4] . It has the advantages of low cost and easy implementation, but the energy waste and thermal management are its critical problems. To overcome these issues, many non-dissipative cell balancing methods have been developed in recent years [5] - [31] . According to energy flow, these methods can be grouped into three categories of cell-to-cell The associate editor coordinating the review of this manuscript and approving it for publication was Xiaorong Xie .
(C2C), pack-to-cell (P2C) and cell-to-pack (C2P). C2C architecture transfers energy from higher voltage cells to lower voltage cells so that all cells' voltages are converged to an average value. It can be achieved by buck-boost converter [5] , [6] and its derivative structure [7] , [8] , Cuk converter [9] , LC resonant converter [10] , novel transformer technique [11] - [15] , or switched-capacitor (SC) conversion circuits [16] - [21] . P2C architecture is also named as charging balancers. It takes the pack voltage as input and then charges all or partial of series connected cells to a common voltage level [22] - [25] . In contrast, C2P architecture transfers energy from higher voltage cells to the battery pack [26] , [27] . With bidirectional power flow technique, it is possible to charge and discharge individual cells simultaneously [28] , [29] . Overall, all of these non-dissipative cell balancing methods have effectively prevented overcharge and deep-discharge of individual cells and it is essential to ensure the safety operation and to prolong lifetime of battery strings.
However, there are still some problems, like system complexity and high cost etc., restricting industrial applications of non-dissipative cell balancing techniques. System complexity refers to either a larger number of components employed or complex control strategy and sensor networks. For instance, the number of switching devices as well as corresponding gate driving circuits used in the work of [16] is twice the number of battery cells. And in the works of [8] and [29] , all cell voltages need to be sensed for close loop control. Hence, simplify the system structure is essential to promote the industrial application of non-dissipative cell balancing systems.
In the work [30] , a new cell balancing system combining buck-boost and Cuk converters is developed for series connected battery cells. As shown in Fig. 1(a) , this balancing circuit can also be regarded as the combination of buckboost and SC converters. Its main advantages are that the switch count is reduced significantly and the balancing circuit is controlled by a pair of complementary signals with 50% duty ratio. However, there are three drawbacks found in this balancing system:
(1) Capacitor's charging and discharging currents are very high at switching instants.
(2) The capacity of the batteries to be balanced is usually large so that their voltages can be seen as constant in one and even multiple switching cycles. And any one inductor is switched to connect in parallel with two batteries having different voltages in 50% duty ratio. This means the inductor does not satisfy the law of volt-second balance and its average current will continue to rise.
(3) With the increase in the number of series batteries to be balanced, the balancing speed will drop significantly. This is caused by the conventional SC-based cell balancing circuit which can only provide balancing path between adjacent cells.
To overcome the first drawback, the work [31] presents another balancing circuit which combines buck-boost and series LC converters. As shown in Fig. 1(b) , a small inductor is inserted to connect in series with the capacitor to form a series resonant LC tank. But the remaining two drawbacks are not discussed in that work.
In this work, the concept of buck-boost and SC combination is further developed by considering the impact of parasitic resistance of capacitors and inductors. In this case, the first and second issues found in the system of Fig. 1 (a) are addressed simultaneously. Furthermore, to overcome the third drawback, an advanced SC-based cell balancing circuit introduced in [16] is adopted to replace the conventional SC unit used in Fig. 1(a) . As a result, a new balancing system with simple structure and easy control is developed in this paper. The circuit configuration and operation analysis of the new cell balancer are introduced in Section II. Modeling and analysis are given in Section III. Section IV makes a comprehensive comparison with other C2C balancers. Simulation and experimental verifications are presented in Sections IV and V, respectively. And the paper is finally concluded in Sections VI.
II. DOUBLE-TIERED CELL BALANCING SYSTEM A. SYSTEM DESCRIPTION
As illustrated in Fig. 2(a) , the new double-tiered balancing system is made up of the first tier derived from buck-boost circuit and the second tier formed by SC circuit. It is used to equalize the number of n battery packs and each battery pack B k consists of two series-connected battery cells B k1 and B k2 (k = 1, 2, . . . , n). The two tiers share a common switch array, of which the number of transistors is equal to the number of battery cells to be balanced. The same number of inductors and capacitors are employed in the system and both of them are equal to the number of battery packs. Considering the impact of parasitic resistance of inductors and capacitors, all transistors of this system are controlled by a pair of complementary square wave signals as illustrated in Fig. 2(b) , of which a small dead-time is ignored in the following analysis. As a result, the transistors S k1 and S k2 operate in complementary manner. Their voltage stress is therefore the same as the battery pack's voltage, i.e. double of cell voltages. Because the voltage of a battery cell is usually lower than 5V, low voltage rated transistors can be used to improve equalizing performance and reliability of the double-tiered balancer. 
B. OPERATION OF THE FIRST TIER
The first tier consists of multiple inductor-based units and each unit is responsible to equalize the corresponding battery pack of B k1 ∼B k2 . Although its circuit configuration is the same as the buck-boost circuit, their differences include (i) parasitic resistance r L of the inductor is considered and it is essential for the normal operation, and (ii) the switches S k1 and S k2 are controlled by a pair of complementary squarewave signals with fixed frequency and constant duty ratio 0.5 rather than PWM. It means the control of the balancing circuit is open loop and there is no complex voltage and current sensors employed. The name of switched-inductor (SL) is therefore used in this paper to distinguish it from buck-boost technique.
During one switching cycle, there are two operating states for each SL unit, as illustrated in Fig. 3 . To facilitate analysis, the voltage of the cell B k1 is assumed to be higher than that of B k2 , i.e. V Bk1 > V Bk2 .
State I [t 0 to t 1 ]: the switch S k1 is turned ON while S k2 is OFF, energy flows from the cell B k1 to the inductor L. The state circuit is illustrated in Fig. 3(a) , wherein the inductor's voltage and current are given by
where I 1 is the initial inductor current at the time t 0 . State II [t 1 to t 2 ]: the switch S k2 is turned ON while S k1 is OFF, energy flows from the inductor L to the cell B k2 . The state circuit is illustrated in Fig. 3(b) , wherein the inductor's voltage and current are expressed as
where I 2 is the initial inductor current at the time t 1 .
The two states operate alternatively with high switching frequency and the energy transfers from the higher voltage cell to the lower voltage cell through the SL unit, automatically.
C. OPERATION OF THE SECOND TIER
The second tier is developed based on the SC balancing circuit introduced in [16] . It is responsible for the voltage 
balance of all battery packs. With complementary conduction of the switch array, the SC network provides a power transfer path between any two battery packs. This contributes to shorten the balancing process. With this SC network, the balancing speed is independent of the number of battery packs.
During one switching cycle, there are also two operating states for the SC circuit, as illustrated in Fig. 4 . To facilitate analysis, the voltage of the pack B i is assumed to be higher than that of B j , i.e. V Bi > V Bj .
In the switching state from t 0 to t 1 , the higher voltage battery packs B i ∼B j−1 is connected in parallel with two series-connected capacitors through the transistors S i1 and S j1 so that energy can flow from B i ∼B j−1 to the two capacitors, as shown in Fig. 4(a) . As a result, the capacitors' voltages rise gradually while the battery voltages of B i ∼B j−1 are getting lower.
In another switching state from t 1 to t 2 , the battery packs B i+1 ∼B j having lower voltage is connected in parallel with two series-connected capacitors through the transistors S i2 and S j2 so that energy flows from the two capacitors to B i+1 ∼B j , as shown in Fig. 4(b) . The capacitors' voltages drops gradually while the battery voltage of B i+1 ∼B j is getting higher.
The two states operate alternatively with high switching frequency resulting in energy transfers from B i to B j gradually through the two capacitors. For the all battery packs, energy will transfer from the higher voltage packs to the lower ones through the SC network, automatically, and all battery packs' voltages will be equalized finally.
III. ANALYSIS, MODELING AND DESIGN A. ANALYSIS AND MODELING FOR SL CIRCUIT
For the SL unit illustrated in Fig. 3 , by applying volt-second balance to the inductor L, a new expression can be derived from (1) and (2), i.e. inductor current can be derived from (5) and it is given by
where T S is the switching cycle. The average current reflects equalizing speed of the SL balancing circuit. It indicates that the balancing speed of the SL based balancing circuit is inversely proportional to the value of parasitic resistances. The minimum and maximum inductor currents obtained at the moments t 2 and t 1 can be derived from (4) and (2), respectively, and they are given by
where f = 1/T S is the switching frequency. The inductor current ripple I L = I 2 −I 1 can be therefore easily derived from (7) and (8), i.e.
During the state from t 0 to t 1 , the amount of charge flowing out of the cell B k1 is the integral of the inductor current i L and it can be derived from (2), i.e.
Substituting (8) and (9) into (10), the amount of charge Q 1 can be further expressed as
For one switching cycle, energy flowing out of the cell B k1 is therefore given as
Similarly, charge and energy flowing into the cell B k2 are derived from (4) and (7) , and they are given as
As a result, the conduction loss P Loss1 = (E 1 −E 2 ) × f caused by the parasitic resistance is expressed as
It indicates that the conduction loss of the SL unit with fixed parasitic resistance falls along with the increase in the switching frequency f and the inductance L. However, when the coefficient k 1 = r L /(4fL) decreases to less than 1, the ratio of k 1 to tanh(k 1 ) is almost constant 1 as depicted in Fig. 5 . It means the conduction loss is no longer reduced even if the switching frequency or the inductance continuous to rise. The minimum conduction loss can therefore be obtained when the coefficient k 1 = r L /(4fL) is less than 1. In this case, the conduction loss just depends on the parasitic resistance r L and the voltage difference between the two cells, i.e.
Combining (16), (12) and (9), the maximum balancing efficiency of the SL balancing unit can be obtained by improving the switching frequency or enlarging inductance, i.e.
In this case, the average current flowing out of the higher voltage cell is the same as that flowing into the lower voltage cell. Hence, the SL based cell balancing unit can be equivalent to a resistor shorting the two balanced cells as illustrated in Fig. 6 . The value of the equivalent resistor R SL represents the balancing speed and it can be derived from (6), i.e.
B. ANALYSIS AND MODELING FOR SC CIRCUIT
As analyzed in [16] , with complementary conduction of the switch array, each switched capacitor behaviors as a pure resistor and the SC network can be equivalent to a resistive network as illustrated in Fig. 7 , where R SC is the equivalent resistance of each SC and it is given as
Referring to the curve depicted in Fig. 5 , when the coefficient k 2 = 1/(4r C fC) is smaller than 1, the SC balancing circuit has the minimum equivalent resistance, i.e. R SC_min = 4r C . According to the equivalent model of Fig.7 , the balancing current I Bk of the battery pack B k is given as
where V av is the average voltage of all battery packs, i.e.
The conduction loss caused by parasitic resistor is given by
And the balancing efficiency is power flowing into all lower voltage battery packs divided by that flowing out of all higher voltage ones, i.e.
where n 1 and n 2 are the numbers of lower voltage battery packs and higher voltage packs, respectively, i.e. n 1 +n 2 = n. It indicates that the efficiency of the SC balancing circuit is only determined by voltage distribution of all battery packs to be balanced.
C. DESIGN CONSIDERATIONS
For the double-tiered cell balancer, (17) and (23) indicate that balancing efficiency only depends on voltage distribution of battery cells and it is independent of parasitic resistance of components when the coefficient k 1 = r L /(4fL) is smaller than 1. However, (6) and (20) show that balancing speed rises along with the decrease in the parasitic resistance for both SC and SL circuits. Hence, the parasitic resistances of components including inductors and capacitors as well as transistors should be as small as possible to speed up the balancing process. And the switching frequency f , the values of inductance and capacitance should be considered comprehensively to ensure that both coefficients k 1 = r L /(4fL) and k 2 = 1/(4r C fC) are smaller than 1, so that there are the minimum equivalent resistances for both SC and SL balancing circuits. Additionally, in order to ensure the same balancing speed between SC and SL circuits, it is better to select capacitors and inductors with same parasitic resistance.
IV. COMPARISON WITH OTHE WORKS
To identify the advantages of the proposed balancing system, Table 1 presents a comparison of the proposed balancing circuit with other similar C2C balancing systems in the terms of switches (SW), capacitors (C), inductors (L), system size, cost and balancing performance, for the number of N seriesconnected battery cells. Comparison results indicate that the proposed balancing system use the fewest components to achieve excellent balancing performance and it has small size and low cost as well. Although high-speed and highefficiency of balancing performance can also be achieved by using the equalizing systems of [17] and [20] , it is realized at the cost of using a large number of components.
V. SIMULATION VERIFICATION
The simulation models for the new double-tiered cell balancer as well as buck-boost and SC-based cell combined balancer in Fig.4 [16] were built in PSIM for ten-cell of super-capacitor string. In the model of the double-tiered cell balancer, 10 transistors, 5 capacitors and 5 inductors are employed while 20 transistors and 10 capacitors are used in the model of the SC-based one. For the model of the buck-boost cell balancer, 18 transistors and 9 inductors are used. In the three models, all transistors are ideal while all capacitors' value and inductors' value are 560µF and 33µH, respectively. Each inductor and each capacitor have parasitic resistance of 50m in series. The capacity of each super-capacitor cell is 1.0 F and the initial cell voltages are listed in Table 2 . The simulation results are given from Figs. 8 to 11 . Fig. 8 shows simulation results of the double-tiered cell balancer. The results indicate that the balancing process takes about 0.5s and all cell voltage converges to their average value for the four different initial distributions of cell voltages given in Table 2 . It means that the same balancing time for the four different initial distributions of cell voltages. In other words, the balancing speed of the double-tiered cell balancer is independent of initial distributions of cell voltages.
Waveforms of balancing currents flowing through one inductor and one capacitor are depicted in Fig. 9 . It indicates that the inductor current ripple is almost constant during the whole balancing process. This can be explained by the theoretical equation of (9) . As there is no distinct change for cell voltages and circuit parameters are constant during the balancing process, the variation of the current ripple calculated by (9) is not particularly obvious. In contrast, its average value falls gradually. This is consistent with (6) as cell's voltage difference becomes smaller along with the equalization process progresses. To meet charge balance principle, average value of the capacitor current is zero but its ripple falls gradually due to the reason that the cell's voltage difference is getting smaller in the balancing process. Fig. 10 shows simulation results of the SC-based cell balancer given in Fig.4 of the work [16] . Although this balancer also has the advantage that its balancing speed is independent of initial distributions of cell voltages, the balancing speed is obviously slower than the double-tiered one, as the balancing process is not completed after 0.5s. Fig. 11 shows simulation results of the conventional buckboost cell balancer. It indicates that the balancing speed is very slow and it is affected by initial distributions of cell voltages. The reason is that energy in this balancing system can only be transferred between adjacent cells.
Summing up the above simulation results, the proposed double-tiered cell balancer has simpler structure. It not only inherits the advantage of SC-based cell balancer of Fig.4 in [16] , i.e. balancing speed is independent of initial distributions of cell voltages, but also makes the balance faster. 
VI. EXPERIMENTAL RESULTS
A prototype of the double-tiered cell equalizer was set up for a battery string with ten 2Ah cells connected in series. Switch array implemented by ten N-channel MOSEFETs, STU85N3LH5, having extremely low on-resistance 4.6m . All five inductors have inductance of 33µH and ESR of 26m . Five organic semi conductive aluminum polymer capacitors with capacitance of 560µF and ESR of 19m were employed as SCs. The prototype is controlled by a pair of 20 kHz complementary square wave signals generated by a half bridge driver IR21531. The experiment platform is illustrated in Fig. 12 . Additionally, a super-capacitor string made up of ten 3500F cells were also used in the experiment to verify feasibility of the prototype.
A. RESULTS OF SL UNIT
When only two adjacent SL units were developed in the prototype to balance four series-connected batteries with initial voltages of 3.805V, 3.434V, 3.722V and 3.27V, the balancing process is depicted in Fig. 13 . Taking 30 minutes, two cell voltages were converged to 3.7V and another two were balanced to about 3.65V. It demonstrates that the SL unit is effective to balance two adjacent battery cells, automatically, and there is no complex close-loop control as well as sensor networks.
B. RESULTS OF THE WHOLE BALANCING CIRCUIT
When the whole prototype was developed to balance the battery string with ten cells, the balancing process is depicted in Fig. 14. At the beginning, the initial voltages of the ten cells are randomly distributed between 3.578V and 3.706V while the maximum voltage difference is 132mV. Taking 55 minutes, the voltage difference drops to 18mV as shown in Fig. 14(a) . Similarly, the balancing process for ten supercapacitor cells is depicted in Fig. 14(b) . The ten supercapacitor cells were firstly charged to the same voltage 2.75V one day ago. As effect of leakage current, their voltages dropped to different values between 1.273V to 2.008V. With the operation of the cell balancing prototype, the different initial voltages were completely equalized to the common value 1.59V and the process takes about 70 minutes. Fig. 15 shows current waveforms of one inductor and one capacitor of the prototype at the beginning and the end of the balancing process. It indicates that the average current I L_av drops along with the decrease in the voltage difference but the current ripple I L is almost constant. As analyzed in the modeling analysis of (6), the average inductor current drops gradually due to the smaller and smaller voltage difference of two cells. In the balancing process, as there is no great change for cell voltages and circuit parameters, the current ripple is therefore almost constant as analyzed in (9) . In contrast, the average current of capacitor current is zero and its ripple becomes smaller and smaller. The reason of zero average current is that the capacitor has to meet the law of charge balance. The integral of capacitor current in half switching cycle is equal to the integral of the balancing current of (20) in one switching cycle. As larger voltage difference means higher balancing current, high capacitor current ripple is found at the beginning of the balancing process and it becomes lower and lower. It is also consistent with the simulation result given in Fig.9 .
VII. CONCLUSION
A double-tiered cell balancer is derived from buck-boost and SC-based cell balancing circuits by considering effect of parasitic resistance of components. Theoretical analysis, simulation and experimental results indicate that the proposed cell balancing technique is effective to overcome the problem of voltage inconsistency of series-connected battery or/and super-capacitor cells. Compared with the previous works, the number of switches required in this system is reduced significantly and the balancing speed is improved. Besides, the whole system is controlled by just a pair of complementary square wave signals. The equalizer proposed in this paper is therefore more suitable for industrial applications. 
